


Flex-rigid in combination with USB3


Würth Elektronik Circuit Board Technology



Webinar October 10, 2017


Speaker: Andreas Schilpp

Agenda

- 
- The agenda is presented as a vertical list of five items. Each item is contained within a horizontal red bar with a slight 3D effect. To the left of each bar is a white circle with a red outline, connected to the bar by a thin red line. The items are: Interfaces, Signal integrity with Flex-rigid, Design Chain – Concept Flow, Applications, and Summary, Q&A.
- Interfaces
 - Signal integrity with Flex-rigid
 - Design Chain – Concept Flow
 - Applications
 - Summary, Q&A

Interfaces

- **Development USB = Universal Serial Bus**
 - **Data rate**



source: WE USB3.X Kongress

Interfaces

- Development USB = Universal Serial Bus

- Benchmark

➤ Based on Microsoft tests: (showed at WinHEC 2008 on Nov 6)

Transfer of a 25GB Blu-ray movie:

USB 1.1: 9.3 hours

USB 2.0: 13.9 minutes

USB 3.0: 70 seconds


≈ x 40

≈ x 12

USB version	Data rate
USB 1.0	1,5 Mbps
USB 1.1	12 Mbps
USB 2.0	480 Mbps
USB 3.0	5 Gbps
USB3.1Gen.2	10 Gbps

Interfaces

- additional wires: 2x diff. pairs



source: WE USB3.X Kongress

Interfaces

- **USB (Universal Serial Bus)** **Zdiff** **90 ohms**
- **LVDS (Low-Voltage-Differential Signaling)** **Zdiff** **100 ohms**

- **Challenge for the PCB:**

Key Electrical Metrics

System

- Loss
- Reflections
- Crosstalk

Silicon
 • Swing
 • Jitter
 • Equalization

System performance maps to these parameters:
 • Loss: Fitted insertion loss @ Nyquist (5GHz)
 • Reflections: Integrated multi-reflection noise
 • Crosstalk: Integrated crosstalk

Refer to the "USB 3.1 System Design" presentation from November 2015 for details and usage. Available at:
http://www.usb.org/developers/presentations/USB_DevDays_Taipei_2015_System_Design.pdf

USB Developer Days – October 19 – 20, 2016 USB Implementers Forum © 2016 8

Key Performance Factors

	<u>Loss</u>	<u>Reflections</u>	<u>Crosstalk</u>
Silicon	Jitter Equalization Pad Cap	Pad Cap	
Package	Stackup Trace Length	Stackup	Stackup Parallel Tx/Rx Length
PCB	Stackup Trace Length Dielectric Material	Stackup Vias Layer Changes	Stackup Parallel Tx/Rx Length
Connector		Footprint Voiding	
Cable	Wire Length Wire Gauge		
EMC/RFI	ESD Protection Common Mode Choke		

Today's Focus


USB Developer Days – October 19 – 20, 2016 USB Implementers Forum © 2016 9

source: USB Implementers Forum 2016

Interfaces

Approach: Microvias and Flex-rigid


- Avoiding of THV when ever possible



Interfaces

Approach: Flex-rigid Technology

- low-loss Material Polyimide
- Elimination of weak point „connector“




source: USB Implementers Forum 2016

Interfaces


Approach: Flex-rigid Technology

- Elimination of weak point „connector

source: WE USB3.X Kongress



Agenda



Signal integrity and the PCB

Major topics:

- Impedance power matching
- Signal time (Timing) / bus timing
- Reflections

Example from USB3-design:





Figure 2: Automatically generated xSignal Class of all Byte Lane 2 specific Data xSignals

source: Altium

TIPP:

More informations about
Signal Integrity with
Flex-rigid technology:
Webinar Archive

[here](#)

Specialties with flex-rigid: Flexible material Polyimide

- PI in general performs good for high frequencies because
 - small losses due to small value of $\tan\delta$ (loss tangent)
 - small losses due to very low Treatment of copper
- in general „need of action“ because of
 - small value of dielectric constant
 - small thickness of dielectric material, typ. 50 μm




Figure 6. Dielectric Constant vs. Frequency






Figure 7. Loss Tangent vs. Frequency




Specialties with flex-rigid




$$Z_{\text{flex}} = Z_{\text{rigid}}$$

Solution:

- Define target impedance value
- Choose impedance model
- Choose H of flexible layer (thickness PI)
 - (! 75 μm / 100 μm PI are cost drivers!)
 - ? Are there mechanical requirements?
(i.e. bending radii, dynamical bendings?)
- Simulation: fit line width
consider W_{min} with PCB producer
- „Hatch“ - Option for reference layer




Layer Configuration: 2 layers in Flex- / Bending Area





Edge Coupled Coated Microstrip – with 1 Reference layer


- Flex-rigid xRi-2F-xRi



- FR4 Semiflex 2Ri-xRi





Layer Configuration: > 2 layers in Flex area




Stripline – with 2 Reference layers

- Flex-rigid > xRi-2F-xRi, z.B. 1Ri-6F-1Ri




Effect of line / space Parameters




Substrate 1 Height	H1	50,00
Substrate 1 Dielectric	Er1	3,4000
Lower Trace Width	W1	125,00
Upper Trace Width	W2	117,00
Trace Separation	S1	150,00
Trace Thickness	T1	18,00
Coating Above Substrate	C1	60,00
Coating Above Trace	C2	40,00
Coating Between Traces	C3	60,00
Coating Dielectric	CEr	3,6000
Differential Impedance	Zd	76,02
Target Impedance		100,00
Target Tolerance %		10,00


Design structures, Polyimide 50µm



Agenda




Design Chain of the development of electronic equipment




More information about Design Chain you could find [here](#)

Design Chain for Flex-rigid and high data rates



important input for the following approach

Flow „Flex-rigid with Impedance Specification“



Standard Stack-up Plans for Flex-rigid Technology

- Base material Standard xRi-2F-xRi
 - Rigid: FR4 $T_g \geq 150^\circ\text{C}$, halogen free, filled
 - Flex: Polyimide $T_g > 200^\circ\text{C}$ – typical 50 μm thick
 - Soldermask, Polyimide Coverlay „Bikini“
 - Copper thickness inner layers 18 μm

Material description		Flex area Structure	Via types		Standard values
			Standard	Modification	
Soldermask					
copper incl. plating	Top-Layer				45 μm
prepreg					1 x 1080
					18 μm
Core 1					
					18 μm
prepreg					3 x 1080
Coverlay					18 μm
Polyimide					50 μm
Coverlay					18 μm
prepreg					3 x 1080
					18 μm
Core 2					
prepreg					18 μm
copper incl. plating	Bottom-Layer				45 μm
Soldermask					


Hint:

For enquiries please use our Team address:

flex@we-online.com


Mechanical Design

Area consumption of different Approaches



Mechanical Design

Area consumption „Cross“



Mechanical Design


Area consumption „L-Form“






Mechanical Design

Area consumption „Line“




Mechanical Design

Area consumption „Matrix“




Adjusting Stack-up

Master View:



View Rigid Area:




View flexible Area:





Calculation and Documentation 5Ri-4F-5Ri



Layer	Stack up	Description	Type	εr	Processed Thickness	Mask Thickness	Impedance ID
		Soldermask				40,00	
1		Cu-Foil			35,00		1, 2, 3
2		2116 TG150* HF	PP	3,80	100,00		
3		TG 150*	Core	3,90	150,00		4, 5, 6, 7
4		2116 TG150* HF	PP	3,80	100,00		
5		TG 150*	Core	3,70	125,00		8, 9, 10, 11
		1080 TG150* HF	PP	3,90	60,00		
		1080 TG150* HF	PP	3,90	60,00		
		1080 TG150* HF	PP	3,90	60,00		
6		AP-8545R	Polyimide	3,40	100,00		12, 13, 14, 15
7		AP-8545R	Polyimide	3,40	100,00		
8		2116 TG150* HF	PP	3,80	100,00		16, 17
9		AP-8545R	Polyimide	3,40	100,00		
		1080 TG150* HF	PP	3,90	60,00		
		1080 TG150* HF	PP	3,90	60,00		
		1080 TG150* HF	PP	3,90	60,00		
10		TG 150*	Core	3,70	125,00		
11		2116 TG150* HF	PP	3,80	100,00		
12		TG 150*	Core	3,90	150,00		
13		2116 TG150* HF	PP	3,80	100,00		
14		Cu-Foil			35,00		
		Soldermask				40,00	

Copper Thickness = 286,000 | Dielectric Thickness = 1610,000 | Solder Mask Thickness = 80,000 | Stack Up Thickness = 1896,000 | Stack Up Thickness with Soldermask = 1976,000 |


Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Target Impedance	Calculated Impedance	Tol (+/- %)	Lower Trace Width (W1)	Trace Separation (S1)

StackName: 5Ri-4F-5Ri_2,0_18_100µmPl/RIGID	Version:	Revision:	Modification:	Date of Revision:	Editor
Date: 06.08.14	Associated Documents:				
Author: W.Öchslen					
Department:					
Site:					

Software: 99000 + Speedstack
www.polarinstruments.com

Page 2/5

Calculation and Documentation 5Ri-4F-5Ri



Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Target Impedance	Calculated Impedance	Tol (+/- %)	Lower Trace Width (W1)	Trace Separation (S1)
1		Edge Coupled Coated Microstrip 1B	1	2	0	90,00	90,60	10,00	140,00	125,00
2		Edge Coupled Coated Microstrip 1B	1	2	0	100,00	100,06	10,00	120,00	150,00
3		Coated Microstrip 1B	1	2	0	50,00	50,00	10,00	170,00	0,00
4		Edge Coupled Offset Stripline 1B1A	3	2	4	100,00	99,41	10,00	100,00	250,00
5		Offset Stripline 1B1A	3	2	4	50,00	49,67	10,00	105,00	0,00
6		Offset Stripline 1B1A	3	2	4	40,00	40,04	10,00	160,00	0,00
7		Edge Coupled Offset Stripline 1B1A	3							
8		Offset Stripline 1B1A	5							
9		Edge Coupled Offset Stripline 1B1A	5							
10		Offset Stripline 1B1A	5							
11		Edge Coupled Offset Stripline 1B1A	5							
12		Offset Stripline 1B2A	7							

StackName: 5Ri-4F-5Ri_2,0_18_100µmPI/RIGID
 Date: 06.08.14
 Author: W.Öchalen
 Department:
 Site:
 Version:
 Associated


Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Target Impedance	Calculated Impedance	Tol (+/- %)	Lower Trace Width (W1)	Trace Separation (S1)
13		Offset Stripline 1B2A	7	6	9	40,00	39,57	10,00	200,00	0,00
14		Edge Coupled Offset Stripline 1B2A	7	6	9	80,00	79,45	10,00	170,00	150,00
15		Edge Coupled Offset Stripline 1B2A	7	6	9	100,00	100,82	10,00	100,00	150,00
16		Offset Stripline 1B1A	8	7	9	40,00	40,72	10,00	135,00	0,00
17		Edge Coupled Offset Stripline 1B1A	8	7	9	80,00	79,48	10,00	130,00	150,00

Drill Image	1st Layer	2nd Layer	Column Position	Drill Type
	1	14	1	Mechanical PTH

Notes

StackName: 5Ri-4F-5Ri_2,0_18_100µmPI/RIGID	Version:	Revision:	Modification:	Date of Revision:	Editor
Date: 06.08.14	Associated Documents:				
Author: W.Öchalen					
Department:					
Site:					

Calculation and Documentation 5Ri-4F-5Ri



Layer	Stack up	Description	Type	εr	Processed Thickness	Mask Thickness	Impedance ID
6		LF-0110	Coverlay	3.60	50,00		
7		AP-8545R	Polyimide	3.40	18,00		1, 2, 3, 4
8		LF-0121	Bondply	3.60	100,00		
9		AP-8545R	Polyimide	3.40	18,00		5, 6
9		LF-0110	Coverlay	3.60	50,00		

Copper Thickness = 72,000 | Dielectric Thickness = 400,000 | Solder Mask Thickness = 0,000 | Stack Up Thickness = 472,000 | Stack Up Thickness with Soldermask = 472,000 |


Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Target Impedance	Calculated Impedance	Tol (+/- %)	Lower Trace Width (W1)	Trace Separation (S1)
1		Offset Stripline 1B2A	7	6	9	50,00	49,74	10,00	125,00	0,00
2		Edge Coupled Offset Stripline 1B2A	7	6	9	100,00	100,78	10,00	100,00	150,00
3		Offset Stripline 1B2A	7	6	9	40,00	39,79	10,00	190,00	0,00
4		Edge Coupled Offset Stripline 1B2A	7	6	9	80,00	80,02	10,00	165,00	150,00
5		Offset Stripline 1B1A	8	7	9	40,00	40,42	10,00	125,00	0,00
6		Edge Coupled Offset Stripline 1B1A	8	7	9	80,00	79,70	10,00	120,00	150,00

Notes


StackName: 5Ri-4F-5Ri_2.0_18_100µmPi/FLEX	Version:	Revision:	Modification:	Date of Revision:	Editor:
Date: 06.08.14	Associated Documents:				
Author: W.Öchslen					
Department:					
Site:					

Software 990000 • Speedstack
www.polarinstruments.com

Agenda





Application Starting Situation



picture as example



Application

Approach: Flex-rigid xRi-4F-xRi



Application

Solution: Flex-rigid 4Ri-4F-4Ri




source: ANDOR




Miniaturization, Performance, Testability

USB3 Camera – Miniaturization at it's best!

- USB connector on seperate rigid part
- impedance matched connected with flex part
- Avoiding connectors, saving Footprint areas
- Design uses Microvias
- excellent Performance
- good Testability
- good Robustness



Agenda



Summary

Flex-rigid for high data rates i.e. USB3

- high data rates require improved pcb solutions
- Flex-rigid technology shows intrinsic advantages
- the complexity of electronic design and development requires a close co-operation with the pcb producer
- Würth Elektronik has a lot of experience in producing impedance controlled flex-rigid pcbs
- for the implementation of USB3.1 Gen.2 in miniaturized Systems Flex-rigid technology seems to be an enabling technology





Thank you very much for your time and your attention!





**more
than you
expect**

Andreas Schilpp
WÜRTH ELEKTRONIK GmbH & Co. KG
Senior Product Manager

Circuit Board Technology
T.: +49 7940 946 330

E. andreas.schilpp@we-online.de
W. www.we-online.de/flex