

THINK OUTSIDE THE BOX, POE FLYBACK WITH A TWIST!

TODAY'S SPEAKERS



PRESENTATION Mohamed Al-Alami Senior Field Applications Engineer



MODERATION Silas Zorn Marketing Department

INFORMATION ABOUT THE WEBINAR

You are muted during the webinar.

However, you can ask us questions using the chat function.

Duration of the presentation 30 Min

Q&A: 10 – 15 Min

Any questions?

No problem! Email us digital-we-days@we-online.com

Please help us to optimize our webinars!

We are looking forward to your feedback.

On our channel Würth Elektronik Group

And on <u>Digital WE Days 2023 YouTube Playlist</u>



AGENDA

- Concept and Architecture
 - Concept
 - Architecture
 - Signal and Power Flow
- PoE Options and Solutions
- Practical Example 1 PoE PSE
 - Flyback Parasitic Elements
- Practical Example 2 PoE Type 2 PD
 - Layout and Tracking



CONCEPT AND ARCHITECTURE




CONCEPT

Power over Ethernet

Technology for passing electrical power along data lines of wired Ethernet LANs (up to 100m cable)

Applicable Standard IEEE 802.3










CONCEPT


Types

PoE Standard	IEEE 802.3af Type 1	IEEE 802.3at Type 2	IEEE 802.3bt Type 3	IEEE 802.3bt Type 4
Max Power Delivered by PSE	15.4W	30W	60W	100W
Power Available at PD	12.95W	25.5W	51W	71W
Max Current	350mA	600mA	600mA	960mA
Twisted-pair used	2-Pair	2-Pair	4-Pair	4-Pair

System





Power Flow PSE -> PD



Power Flow PSE -> PD


- Diode Bridges: The PD must be able to accept power from either data or spare pairs and it should be insensitive to the power's polarity.
- **Signature:** Presents a resistor with standard-defined value. The PSE utilizes it by inducing low probing voltages, allowing the PSE to verify the existence of a valid PD. Should the PSE identify anything other than a valid PD, it will not inject power to the line.
- Classification: This block reacts to the PSE's classification probing with a proper current value, defining the power class of the PD.
- **Isolation:** FET switch is responsible for letting the PSE power go through the application only after detection and classification processes have successfully ended.
- **DC/DC:** Following the PoE interface is a DC/DC converter block, converting the 36 to 57 Vdc input to the application's voltage.









Data Path




Power Path 1



Power Path Imbalance




Power Path 2




ARCHITECTURE PSE Other Options 4X 22 nF/50 V VC2-10-4X 75 Ω 4X 22 nF/50 V = PD4X 75 Ω 1000 DC Blocking **Bobsmith termination** Geschirmt/ Shield 11——12 Gelb/Yellow 13———14 Grün/Green 749 921 112 2A

Other Options




Discrete WE-LAN Two Pair / Four Pair

10/100BT




1GBT / 10GBT



Discrete *WE-LAN AQ* Two Pair Vs Four Pair 10/100BT




1GBT



ARCHITECTURE IEEE802.3.BT


2 Power Paths








Powered Device





POE OPTIONS & SOLUTIONS



TYPES AND CLASSIFICATION

Class Number	PSE Output Power [W]	PD Input Power [W]	PD Type	Notes
0	15.4	12.95	1	IEEE802.3af
1	4	3.84	1	
2	7	6.49	1	
3	15.4	12.95	1	
4	30	25.5	2	IEEE802.3at
5	45	40	3	IEEE802.3bt
6	60	51	3	
7	75	62	4	
8	90	73	4	


TYPES AND CLASSIFICATION

PD REQUESTED				RESISTOR (1%)	
CLASS	PD REQUESTED POWER	PD TYPE	NOMINAL CLASS CURRENT	R _{CLS}	R _{CLS} ++
0	13W	Type 1	2.5mA	1.00kΩ	Open
1	3.84W	Type 1 or 3	10.5mA	150Ω	Open
2	6.49W	Type 1 or 3	18.5mA	80.6Ω	Open
3	13W	Type 1 or 3	28mA	52.3Ω	Open
4	25.5W	Type 2 or 3	40mA	35.7Ω	Open
5	40W	Туре 3	40mA/2.5mA	1.00kΩ	37.4Ω
6	51W	Туре 3	40mA/10.5mA	150Ω	47.5Ω
7	62W	Type 4	40mA/18.5mA	80.6Ω	64.9Ω
8	71.3W	Type 4	40mA/28mA	52.3Ω	118Ω


DISCRETE SOLUTION

Example

- Two ICs
 - One for the PSE<->PD hand shake (interface controller)
 - Second for control of isolated DC/DC converter.
- Gives more flexibility for future re-design in case of obsolescence/EoL.
- Gives more options / alternatives for either IC.




IEEE 802.3bt Single-Signature Powered Device Interface




INTEGRATED SOLUTION

Example

- One IC including both functionality:
 - PSE<->PD hand shake (interface controller)
 - DC/DC converter controller
- Less parts. Smaller pcb area
- Easier/better layout and tracking
- Ability to add extra filtering










MODULE SOLUTION

Example


- Module Includes:
 - PSE<->PD hand shake (interface controller)
 - DC/DC converter controller
 - DC/DC isolated converter
- Less parts. Smaller pcb area
- Easier/better layout and tracking
- Faster time to market.
- However:
 - No access to the Power Converter Input to introduce the filtering after the PoE Signature/Class communications.
 - The filter capacitance is the issue here as indicated in the 2012 revision of the IEEE 802.3 standard.
 - This limits C to 150nF.
 - No guarantee of using up to 10uF (may accept or reject). Ref sections 33.2.5.3 & 33.2.5.4 on PD detection and rejection criteria.





PRACTICAL EXAMPLE 1

POE PSE








POE PSE FLYBACK CONVERTER (LT3748)


Design Requirements:

- Vin= 9V-20V
- Vout = -56V
- lout = 0.7A (tested up to 1A)
- Max Efficiency 80%






Test and Measurement: R&S RTA4004 – Time Domain Measurement




Conducted Emissions Performance - Differential Mode






Conducted Emissions Performance - Common Mode





Test and Measurement: NO Filtering Solutions









Test and Measurement: With Differential Inductor (WE-PD 77447709470 [47uh])








Test and Measurement: With Common Mode Choke (WE-FC 7448640407 [1.5mh])









PRACTICAL EXAMPLE 2 POE TYPE 2 PD LAYOUT & TRACKING




TYPE 2 POE FLYBACK CONVERTER (LT3758A)


Design Requirements:

- Vin= 9V-30V
- Vout = 12V
- lout = 1.5A (up to 2.5A)
- Max Efficiency 90%






Design Simulation: Power Circuit



Design Simulation: Power Circuit




Design Simulation: Filter Circuit

List of Parts D1: WE-TVSP 824501141 https://www.we-online.com/catalog/datasheet/824501141.pdf 74279224551 https://www.we-online.com/catalog/datasheet/74279224551.pdf C0: WCAP-PSLC 875075661010 330uF / 35V https://www.we-online.com/catalog/en/datasheet/875075661010.pdf C1 / C2: WCAP-CSGP 88501220907 4.7uF / 25V https://www.we-online.com/catalog/en/datasheet/885012209027.pdf CY1 / CY2: WCAP-CSGP 885012006069 47nF / 25V https://www.we-online.com/catalog/en/datasheet/885012206069.pdf CdY1/CdY2: WCAP-CSGP 100nF/50V https://www.we-online.com/catalog/en/datasheet/885012206095.pdf Cd: WCAP-ASLI 47uF/35V https://www.we-online.com/catalog/en/datasheet/865080543009.pdf Cout: WCAP-PSHP 875115452003 https://www.we-online.com/catalog/en/datasheet/875115452003.pdf CMC1: WE-SL5 HC 744273102 https://www.we-online.com/catalog/en/datasheet/744273102.pdf CMC2: WE-UCF 744290321 https://www.we-online.com/catalog/en/datasheet/744290321.pdf L1: WE-DPV 7448844022 https://www.we-online.com/catalog/en/datasheet/7448844022.pdf


12V DC Supply Input Optimised Filter 10x12.4 875075661010 330u 2220 74279224551 550ohm DM out 338 7448844022 2.zu CMC3 Rd1 D2 VDM C4 RLOAD2 0.5 AC 10 C6 Cd1 6.3x5.5 865080543009 47u 2220 74279224551 550ohm 885012209027 1712 744290321 0. FB4 744273102 1 885012209027 DM Simulation DM RE DM CE CdY1 885012206095 885012206069 CM Simulation & Full Filter Schematic CM_RE 2220_74279224551_550ohm 10x12.4 875075661010 330u CM out 5838 7448844022 2.2u FB1 CMC2 CMC1 C0 RLOAD1 0.5 VCM1 C2 C1 \ AC 1 0 📉 Cd 2220 74279224551 550ohm 6.3x5.5 865080543009 47u 885012209027 1712_744290321_0.32m 9381 744273102 11u 885012209027 FB2 VCM2 120 CY2 CM RE AC 1 0 885012206069 .ac dec 10000 1 1G .step param R 100 220 20 885012206095 Specs: Vin = 10-15V Vo = 12V lout max = 1.5A Efficiency = 0.9



Design Simulation: Filter Circuit




Test and Measurement: Signal Integrity




Test and Measurement: Signal Integrity








Layout and Tracking Review






Several issues identified:

- Ground connection far from the input/output capacitors, Mosfet Source / Rsens and IC Power GND
- AGND and PGND not separated
- Track to gate of mosfet to small
- Critical: Feedback signal shadows the auxiliary winding switching signal.
- Critical: Current sense signal overlaps the FET Drain signal.



Signal Integrity Simulation: Power Circuit


- Parasitic coupling capacitance estimated based on pcb and track parameters
 - https://www.emisoftware.com/calculator/biplanar-capacitance/
- Modelled in LT Spice and simulated





Signal Integrity Simulation: Power Circuit

Results consistent with the measurements



Summary and Conclusions

- Regulation is fine across the load and line spec conditions
- Efficiency is good at around 87%
- Thermal performance is very good (max board temperature 42.4DegC).
- EMC Conducted emissions performance is also very good.
- However, layout and tracking has resulted in an issue with signal integrity.
- In General, Layout and Tracking issues:
 - Can be difficult to identify
 - May not result in an immediate failure
 - Or may result in a complete failure of the converter
- A good layout and tracking is essential along with filtering to achieve EMC and good functional performance.

ETHERNET – POE – WE SOLUTIONS

Signal & Communications | Passive Components | Würth Elektronik Product Catalog (We-online.Com)















We are here for you now! Ask us directly via our chat or via E-Mail.

digital-we-days@we-online.com Mohamed.Al-Alami@we-online.com

