

# Welcome to the webinar of Würth Elektronik eiSos!

The webinar will start in a few minutes ...





# WE-MPSB: The multilayer powerful chip bead ferrite, which withstand inrush currents without damage

#### Today's speakers:



www.we-online.com/asklorandt

Lorandt Fölkel
Global Business Consultant and
Business Development Manager Energy Harvesting
Lorandt.Foelkel@we-online.com



Eleni Stark


Marketing Department

Eleni.Stark@we-online..com

www.we-online.com

## Just ask us!





#### Webinar information





**Duration of the presentation: 30 minutes** 

**Questions & Answers: 15 minutes** 



Not all your questions were answered during the webinar? No problem! Send us an e-mail to eiSos-webinar@we-online.com.



Would you like to support us in optimizing our webinars? We look forward to your feedback at the end of the webinar!



The recording of the webinar will be available one day after the webinar. On our YouTube channel "Würth Elektronik Group" and on our homepage www.we-online.com/webinars.





# WE-MPSB: The multilayer powerful chip bead ferrite, which withstand inrush currents without damage



Speaker:

Lorandt Fölkel M.Eng

<u>www.we-online.com/askLorandt</u> www.Linkedin.com/in/lorandtfoelkel




# **IMPEDANCE**

www.we-online.com

# **Ferrite Impedance : Measurment**






**Core material-Parameter** 


$$Z = \sqrt{R_{(f)}^2 + X_L^2}$$

# Ferrite: Equivalent circuit





Equivalent circuit of a CBF






# **APPLICATIONS**

#### Insertion loss – Mathematical Definition





System attenuation

Impedance


$$A = 20 \cdot \log \frac{Z_A + Z_F + Z_B}{Z_A + Z_B} \qquad in (dB)$$

$$A = 20 \cdot \log \frac{Z_A + Z_F + Z_B}{Z_A + Z_B} \qquad in (dB)$$

$$Z_F = \left[10^{\frac{A}{20}} \cdot (Z_A + Z_B)\right] - (Z_A + Z_B) \quad in (\Omega)$$

#### **Insertion loss - Definition**






Practical values for source and load impedances:

→ Ground planes	<1 2 Ω
→ Vcc distribution	10 20 Ω
→ Video- /Clock- /Data line	50 90
→ long data lines	90 >150 (

### **Practical values**





#### **Practical values**




			ETERNIS IN CO.		10
ssumend practical ystem impedance	Application		6	-	$1 \Omega$
Ω	GND (Ground Planes)			ALC: N	- 1) 9
0 Ω	V <sub>cc</sub> (Supply Voltage lines)	• •			
0 Ω – 90 Ω	Datasignal Lines/Clock/ Video Signal/USB				
0 Ω – 150 Ω	Long Datasignal Lines		6 10		
		-Z / V - Z	•		
	The state of the s	50 – 90 Ω		10 0	2


# Multilayer ferrite bead construction



# Standard (wide band) Structure



# **High Frequency Structure**



#### **Power Line Ferrite**



#### **CBF – High Current**

#### D Electrical Properties:

'	Properties	Test conditions		Value	Unit	Tol.
	Impedance @ 100 MHz	100 MHz	Z	600	Ω	±25%
	Maximum impedance	150 MHz	Z	700	Ω	typ.
Γ	Rated current	$\Delta T = 40K$	I <sub>R</sub>	2000	mA.	max.
_	DC Resistance		HDC	0.15	Ω	max.
	Туре			High Current		




All high current CBF or MPSB the continuous Rated Current is defined: at 40K rise

## Chip bead ferrite – peak current behavior



#### Ferrite is destroyed due to over current/in-rush current



$$= 12V / (0.05\Omega + 0.5\Omega) = 22A$$


11 times higher current



Ferrite can be destroyed, might not fail directly => "creeping process"

# at 22A...you can smell it!






# **Effect of current and Temperature**




# Pulse peak after switch on












# **Derating current**




**Advice:** Pay attention for the use of SMD ferrites for high rated current >1 A and ambient temperature over +85°C that the rated current has to be reduced when temperature is above +85°C (Derating).



#### **DC Bias : Measurment**





#### 742792515 Z vs f vs I



#### **DC Bias: Simulation**









#### DC Bias: Simulation






# Behavior of the Impedance at temperature









By increasing the temperature, the impedance will decrease











#### Open circuit caused by inrush current







130 kV 20 μA Z0




- Multilayer Ferrite (0805)
- Destruction at a pulse of 1ms with max. 40A pulse current









- Multilayer Ferrite (0805)
- Destruction at a pulse of 1ms with max. 40A pulse current






#### **INRUSH Currents: Simulations**






#### **CBF Rated Current**





# How to protect ferrite






- Protect ferrite from In Rush current during :
  - Power up
  - Hot plugging
  - Line Transient
    - Surge
    - Load dump
    - Safety for SMD ferrite against In-Rush current (load dump) current

### **MPSB Solution**






www.we-online.de/we-mpsb and www.we-online.com/we-mpsb

# **WE-MPSB** Multilayer Power Suppression Bead



High pulse peak possible caused of special internal layer design






Size 0805

#### **WE-MPSB** Multilate


# **Multilayer Power Suppression Bead**



High pulse peak possible caused of special internal layer design









#### **WE-MPSB**

# **Multilayer Power Suppression Bead**






#### **WE-MPSB**

# **Multilayer Power Suppression Bead**






#### **WE-MPSB**

## **Multilayer Power Suppression Bead**




#### Current Load Measurments :






# **WE-MPSB** T-n-t Triangle





#### **MPSB Rated Current**





11.06.2018 | Lorandt Foelkel | Public | WE-MPSB Ferrite Selection

#### MPSB: DC bias




Z\_vs\_f\_vs\_IDC - 74279224181
WE-MPSB | Size 2220 | 180Ω @ 100MHz | Ir 5A



Datasheet: 0 A<sub>DC</sub>

Z (I) in 50Ω System

Design In: check the working point



# **WE-SUKW, WE-PBF Advantages**





#### D Electrical Properties:

Properties	Test conditions		Value	Unit	Tol.
Impedance @ 25 MHz	25 MHz	Z	425	Ω	typ.
Impedance @ 100 MHz	100 MHz	Z	590	Ω	±25%
Rated current	ΔT= 40K	I <sub>R</sub>	5.0	Α	max.
DC Resistance	@ 20°C	R <sub>DC</sub>	12	mΩ	max.

High impedance in lower frequency




#### D Electrical Properties:

]	Properties	Test conditions		Value	Unit	Tol.
1	Impedance @ 25 MHz	25 MHz	Z	65	Ω	±25%
1	Impedance @ 100 MHz	100 MHz	Z	98	Ω	±25%
_	Rated current	ΔT= 40K	l <sub>B</sub>	6.0	Α	max.
1	DC Resistance		RDC	0.9	mΩ	max.

Very low DCR

## **WE-PF** Advantages





#### D Electrical Properties:

Properties	Test conditions		Value	Unit	Tol.
Impedance @ 100 MHz	100 MHz	Z	1180	Ω	±25%
Maximum impedance	90 MHz	Z	2900	Ω	typ.
Rated current	ΔT= 40K	I <sub>R</sub>	10.0	A	max.
DC Resistance		R <sub>DC</sub>	0.009	Ω	max.

High impedance and high current

#### D Electrical Properties:

Properties	Test conditions		Value	Unit	Tol.
Impedance @ 100 MHz	100 MHz	Z	185	Ω	±25%
Maximum impedance	15 MHz	Z	15000	Ω	typ.
Rated current	∆T= 40K	I <sub>R</sub>	4.5	Α	max.
DC Resistance		A <sub>DC</sub>	0.030	Ω	max.

High impedance in very low Frequency



### **RECOMMENDATIONS**

### **Recommendations – Filter Topologies**




Source Impedance Load Impedance low high → small C = higher SRF  $\sigma \sigma$ high high high or high or unknown unknown Choose ferrite bead or low inductors L which low = build no resonance with C = wideband filter low or low or Pay attention to: unknown unknown SRF of used components

### Wideband input filter

(recommended filter solution)






- - > L<sub>in</sub> for low frequency filtering (DC/DC converter switching frequency)
  - > Ferrite for high frequency filtering
  - C<sub>filter</sub> shorting ACnoise to GND (220pF < C<sub>filter</sub> < 1nF, low ESR)
    </p>

Attention!!! This filter is not efficient to reduce common mode noise on input lines


## **PCB-Layout recommendations**






- Keep PCB traces as short as possible
- Avoid indirect trace routing
- Avoid any kind couplings → "capacitive", "inductive"
- AC-current should flow across capacitor
- Short way for AC-current direct to GND (place double via's to GND)

## **Land Pattern Recommendations**



#### Land pattern (in mm)




WIDE BAND / HIGH SPEED: W = 3.0HIGH CURRENT: W = 4.0





Low **Tombstone Effect** 





### **Recommendations – Flexing Stress**



- Flexing stress on PCB
  - Not recommended position of CBF
    - At the edge of circuit
    - Near to connectors
- Recommendation
  - Orientation of the ferrite perpendicular to the direction of the twist of the card



Mechanical break of a SMD Ferrite caused through bending stress at separation of the PCB use






Images Source: WE PM & TQM

# **Bending**







	Not recommended	Recommended
Single – sided mounting	cracks	supporting
Double – sided mounting	cracks	supporting

### **Trilogy of Magnetics**





1. LTspice Book

How to use and build spice models

2. Trilogy of Magnetics

Design Guide for EMI Filter Design, SMPS & RF Circuits

• 3. Trilogy of Connectors

Basic Principles and Connector Design Explanations

4. ABC of Power Modules

Functionality, Structure and Handling of a Power Modul

5. ABC of Capacitors

Basic principles, characteristics and capacitor types

## If you still have questions?



Just call us: we try to help you

Don't give up !!!





### Technical support needed?

Ask our design engineer Lorandt Fölkel



#### Follow me on ...



Twitter.com/askLorandt



we-online.com/youtube



linkedin.com/in/lorandtfoelkel



we-online.com/askLorandt

or contact me directly:
askLorandt@we-online.com

