## Agenda



ANALOG DEVICES

08:30 - 09:00	Arrival   Registration   Coffee
09:00 - 09:50	SMPS Topologies, tips and tricks (Analog Devices)
09:50 - 10:45	Filtering Considerations for DC/DC Converters (Wurth Electronics)
10:45 - 11:10	Coffee Break & Networking Opportunity
11:10 - 12:00	The Art of Loop Compensation (Wurth Electronics)
12:00 - 13:00	Lunch
13:00 - 13:50	LTspice Examples (Analog Devices)
13:50 - 14:45	Smart Selection of Inductors and Capacitors (Wurth Electronics)
14:45 - 15:10	Coffee Break & Networking Opportunity
15:10 - 16:00	PCB Board Layout Optimisation (Analog Devices)





# LTspice examples

**Frederik** Dostal

Power Management Expert

analog.com



### Agenda

New in LTspice24

Simulating loop stability

LTpowerCAD for loop analysis

Simulating Tollerances with Monte Carlo


Simulating behavior of a power switch

## LTspice Group.io User's Group



#### http://groups.io/g/LTspice

#### Several hundred posts per month



#### LTspice LTspice@groups.io

This group is dedicated to LTspice. It's independent from the owner of LTspice (ANALOG DEVICES (ADI) / Linear Technology).

LTspice is a free SPICE program for electronic circuit simulation.

The old LTspice group https://groups.yahoo.com/neo/groups /LTspice/info has been integrated into this group - messages, files and members have been merged. There is an additional folder with zip-files containing the files from the Yahoo group - https://groups.io/g/LTspice/files/LTspiceFiles.

Please don't attach files to your message. Instead upload attachements to the folder Temp -

#### https://groups.io/g/LTspice/files/Temp

Don't discuss in the topic "New file uploaded ...". The messages in this topic will be regulary deleted. Instead start a new topic with a useful subject title.

#### Group Information

Group Settings

A http://www.analog.com/LTspice

4: 64,634 Members
 20,626 Topics, Last Post: 9:47am
 Started on 9/27/02
 Feed

✓ All subscribers can post to the group.
 ✓ Posts to this group do not require approval from the moderators.
 ✓ Posts from new users require approval from the moderators.
 ↑ Messages are set to reply to group.
 ▲ Subscriptions to this group do not require approval from the moderators.
 ► Archives are visible to anyone.
 ■ Wiki is visible to subscribers only.
 ♦ Members can set their subscriptions to no email.

### Group Information

A http://www.analog.com/LTspice

📽 64,634 Members

- 20,626 Topics, Last Post: 9:47am
- Started on 9/27/02

Feed

Top Hashtags [See All]






# New in LTspice24

analog.com



## LTspice 24 Refresh Overall Look and Feel



©2024 Analog Devices, Inc. All Rights Reserved.



## Revert back to classic toolbar style possible



<section-header> Settings</section-header>					×
Netlist Options	Compression	n Search	Paths	Internet	Hacks
Operation S	chematic	Waveforms	SPIC	E Sa	ve Defaults
		I	Marching	g Wavefor	ms 🗹
		Generate	e Expan	ded Listing	a(*) 🗆
	Save a	all open files or	n start of	simulation	n(*) 🗆
		Automatica	ally delet	e .raw files	\$[*]
Background	d image[*]: C	)scilloscope			$\sim$
	-	> Toolt	oar Style	[*]: Defa	ult ~
		Toolbar i	con size	(*): Defa	ult 🗠
Way	veform Plotting	Thread Priority	y[*]: r	medium	$\sim$
	RAM for F	ast Access Co	nversior	n[*]: 40%	$\sim$
Directory for Te	mporary Files[*	1			
C:\Users\FDos	stal\AppData\l	_ocal\Temp			
[*] Set	ting remembere	ed between pro	ogram in	vocations	
	Reset	to Default Val	ues		
		OK	Can	cel	Help

## Simulation Control





### New **Configure Analysis** Toolbar Button and Shortcut ("A")


Improved Configure Analysis Dialog Functionality

- Captures all simulation commands on the schematic, including comments
- Populates tabs accordingly
- Automatically comment/uncomment schematic text

Shift + Left-Click toggles text between directive and comment



## LTspice 24: Faster Simulations



- Improved simulation speed
  - Benchmarked ~200 popular MMP examples
  - ADI-standard Dell i7 Precision 5550 laptop
- Improved run-to-run consistency
- Changed default trtol to 2 for further improved performance




## New Keyboard Shortcuts and Dynamic Cheat Sheet

Customization-safe

Return to old shortcuts via

Restore LTspice Classic Values

### New Non-Modal, Floating Cheat Sheet Available from Help Menu



Schematic 🕞 Symbol 🏠	WaveForm 📄 Ne	tlist		
Configurable Keyboard Shortcu	ts:			
Configure Analysis:	Α	Move Mode:	М	
Run/Pause Simulation:	Alt+R	Stretch Mode:	S	
Stop Simulation:	Alt+S	Rotate:	Ctrl+R	
View SPICE Log:	Ctrl+L	Mirror:	Ctrl+E	
Zoom Area:	Z	Delete Mode:	Backspace or Del	
Zoom Out:	Shift+Z	Copy Mode:	Ctrl+C	
Zoom to Fit:	Space	Undo:	Ctrl+Z	
Draw Wire:	W	Redo:	Ctrl+Shift+Z	
Place Ground:	G	Draw Lines:		
Place Voltage Source:	V	Draw Rectangles:		
Place Resistor:	R	Draw Circles:		
Place Capacitor:	С	Draw Arcs:		
Place Inductor:	L	Schematic Grid:	Ctrl+G	
Place Diode:	D	Show/Hide Unconn Pin Marks:	Ctrl+U	
Place Component:	Р	Show/Hide Text Anchor Marks:	Ctrl+A	
Place Netname:	N	Reset Sim Waveform T=0:	0	
Place Comment Text:	т	Place BUS Tap:	В	
Place SPICE Directive:		Place COM:	Alt+G	
Nonconfigurable Shortcuts:				
Help:	F1	Draw wire at any angle:	Hold Ctrl	
New Schematic:	Ctrl+N	Draw lines off grid:	Hold Ctrl	
Open:	Ctrl+O	Bump cursor (small):	Arrow keys	
Save:	Ctrl+S	Bump cursor (medium):	(Ctrl or Shift)+Arrov	
Print:	Ctrl+P	Bump cursor (large):	Ctrl+Shift+Arrow	
Search:	Ctrl+F	Text toggle directive/comment:	Shift+Left-Click	
Renumber instances:	Alt+Ctrl+Shift+R	Direct edit text/attributes:	Ctrl+Right-Click	
Highlight hidden text:	Alt+Ctrl+Shift+H			

	DEVICE	.5
5	Undo	Ctrl+Z
Q	Redo	Ctrl+Shift+Z
Aa	Iext	Alt+T
.op	SPICE Directive	Alt+S
	SPICE Analysis	
$\leq$	Resistor	Alt+R
÷	Capacitor	Alt+C
3	Inductor	Alt+L
$\Rightarrow$	Diode	'D'
Ð	⊆omponent	Ctrl+V
Ém	Rotate	'R'
ÊB	Mirror	'M'
2	Draw <u>W</u> ire	Ctrl+W
φ	Label <u>N</u> et	'Nʻ
$\uparrow$	Place GND	Alt+G
⊳	Place BUS tap	'B'
ð	Delete	Backspace
	Duplicate	Ctrl+C
G	Move	Ctrl+M
$\mathfrak{O}$	Drag	Ctrl+D
Ē	Paste	Ctrl+V
_	Draw	



## Frequency Response Analysis (FRA) Upgrades

4-terminal Frequency Response Analyzer Probe

- Enables Bode plots of any part the loop
- Simplifies analysis of µModules with integrated top feedback resistors; negative outputs; and current feedback

Phase changed to represent phase margin (phase +180°)

Smooth stimuli transitions between frequencies

• Faster settling / improved accuracy

 40mV
 V(ouffb)

 32mV 24mV 

 24mV 16mV 

 8mV 0mV 

 0mV 

 -8mV 

 -16mV 

 -24mV 


 -32mV 

 -40mV 

 6.39ms
 6.48ms
 6.57ms


 6.39ms
 6.48ms
 6.57ms
 6.84ms

&1



## **Component Libraries and AppData**







©2024 Analog Devices, Inc. All Rights Reserved



### Components / Software may be separately updated New since Ver. 24.



#### Update LTspice






# Simulating loop stability

analog.com


### How to measure loop stability?









## **Practical Implementation**











## **Practical Implementation**



#### LT8642 Bode Plot

Vin=12V, Vout=1.2V, 0.5 Ohm Load




©2024 Analog Devices, Inc. All Rights Reserved.




## LTpowerAnalyzer: Bode Plots On the Go!








## **Bode Plot in old LTspice**



.measure Aavg avg V(a) .measure Bavg avg V(b) .measure Are avg (V(a)-Aavg)\*cos(360\*time\*Freq) .measure Aim avg -(V(a)-Aavg)\*sin(360\*time\*Freq) .measure Bre avg (V(b)-Bavg)\*cos(360\*time\*Freq) .measure Bim avg -(V(b)-Bavg)\*sin(360\*time\*Freq) .measure GainMag param 20\*log10(hypot(Are,Aim) / hypot(Bre,Bim)) .measure GainPhi param mod(atan2(Aim, Are) - atan2(Bim, Bre)+180,360)-180

> .param t0=.2m .tran 0 {t0+25/freq} {t0}


.step oct param freq 5K 500K 5
.save V(a) V(b)
.option plotwinsize=0 numdgt=15






### Stability Analysis, Small Signal

Power Supply: Input = Output = O






## Principle of Superposition



Harmonics nf With  $n = 2^k$   $(k \in \mathbb{N})$ 

Nonlinear Circuit: Keep Stimulus Sufficiently Small.


### ¢ã☆出春≑▶∎田田福QQQ配留ጊ÷∅┆÷3┆茎¤ttQ√∛╗⊉⋈┑∥Q




### ✿ 51 ☎ 🖶 ☎ ▷ ■ 🗓 🖻 등 육 육 육 健 🗃 ጌ 수 🛛 💈 ‡ 3 幸 🗵 🚥 t t ೮ 🖓 🖓 🖓 🦘 📌 🔍

F8618		Top Directory:			
gh Efficiency 65V/100r ıck	nA Synchronou	s C:\Users\FDos	tal\AppData\Local\LT	spice¥ib \sym	
		Search: It861	8		Go to analog.com
Vin	BST	C:\Users\	FDostal\AppData\Loc	al \LTspice \lib \sym \Po	werProducts\
		LT8361	LT8410-1	LT8604	LT8613
EN/UV	SW 🖣	LT8362	LT8415	LT8604C	LT8614
		LT8364	LT8418	LT8606	LT8616
		LT8365	LT8471	LT8607	LT8618
INTVCC	Bias	LT8374	LT8494	LT8608	LT8618-3.3
		LT8374-1	LT8495	LT8608S	LT8618C
		LT8376	LT8550	LT8609	LT8619
	FB	LT8386	LT8551	LT8609A	LT8619-5
		LT8390	LT8570	LT8609B	LT8620
		LT8390A	LT8570-1	LT86095	LT8630
TR/SS		LT8391	LT8580	LT8610	LT8631
		LT8391A	LT8582	LT8610A	LT8636
		LT8391D	LT8584	LT8610AB	LT8637
Rt	PG	LT8392	LT8601	LT8610AC	LT8638S
GND		LT8393	LT8602	LT8611	LT8640
		LT8410	LT8603	LT8612	LT8640-1
Get LT8618	3 Info	<			


### 🗘 🚮 🗁 💾 🚔 🌣 🕨 🔳 🔟 🚍 🔁 🗨 🔍 🐼 🐷 👢 🕹 🗇 🛊 学 3 字 💆 😅 t 🛨 🕄 🖓 🖓 🐼 🦘 🥔 🔍




### ✿ 👌 🗁 💾 🚔 🌣 ▷ 🔳 🔟 🚍 🔁 Q, Q, Q, 🕑 😂 💪 🔶 🗇 🛊 学 3 字 💆 📫 t t 🕴 🖓 🖓 🐼 🖄 🦘 🏕 Q,



### ✿ 👌 📅 💾 🚔 🍄 ▷ 🔳 🔟 🚍 🔁 Q, Q, Q, 🕑 🌋 🐍 🕹 🕸 🛊 🖇 🕸 💆 🛄 t. t. O 🖓 🖓 🖓 🖗 Q,




### 🌣 👌 📅 💾 🚔 🌣 ▷ 🔳 🔟 🚍 🔁 Q, Q, Q, 🕑 🌋 🐍 ở ◊ 💈 ≑ 3 💠 💆 📫 t t O 🖓 🖓 🖓 🖄 🦘 🥔 Q,



\_\_\_\_

## Settings







©2024 Analog Devices, Inc. All Rights Reserved.

### ✿ 👌 🗁 💾 🚔 🗭 🖿 🔟 🚍 🗟 Q, Q, Q, 23 😂 7, ∻ Ø 💈 ≑ 3 💠 💆 唑 t 🛨 Q 🖓 🖓 🖓 🖘 📌 Q

#### 🔨 LT8618 🔛 LT8618



### ✿ 👌 📅 💾 🚔 🏟 ▷ 🔳 🔟 🚍 🗣 Q, Q, 🕑 🥸 🐍 수 🕸 🛊 🗦 3 💠 💆 📫 t t O 🛹 🖓 🖓 🖄 🆘 🥔 Q,




\_\_\_\_

o ×

\_ 8 ×

### ✿ 🚮 🗗 💾 🚔 ✿ ▷ 🔲 🔟 🚍 🖶 욕 욕 욕 ֎ 🔛 🕸 ጊ 수 🍭 🛊 🗦 3 🌣 🍱 😐 t t 🕄 🖓 🦓 🖓 🖓 🏘 🧶 욕






Start drafting a new schematic


### ✿ 👌 📅 💾 🚔 🏟 ▷ 🔳 🔟 🚍 🗣 Q, Q, 🕑 🥸 👢 수 🍥 💲 ≑ 3 💠 💆 😐 t t O 🛹 🖓 🖓 🖄 🦘 🥔 Q,

#### 🔛 LT8618 🍕 LT8618




Right click to edit ".tran 3m steady nodiscard"

### ✿ 👌 🗁 💾 🚔 ♥ ▶ ■ 🔟 🚍 🗟 Q, Q, Q? 28 🕄 2, 수 ③ 💈 ≑ 3 💠 28 🔤 t 🛨 C3 🖓 🖓 29 🖂 �, � � Q,



## LT8618 (Buck)





### Run Time 14.7s (On 5 Years Old Intel Core i 97920X)


©2024 Analog Devices, Inc. All Rights Reserved.



## LT8618 (Buck)



### 100mA Synchronous Buck, $f_{SW} = 400$ kHz, $V_{OUT} = 5V$




Run Time 9min 12s

©2024 Analog Devices, Inc. All Rights Reserved.

## LT8618 (Buck)




#### **Stimulus Too Small**



FAIL

## **Break the Loop**





### Criteria

- Interrupt all feedback paths
- FRA component must be point from lower impedance (flat side) to higher impedance (pointy side)

## This requires engineering

- LTspice does not know the correct placement
- Many circuits have multiple places where the loop can be broken—if in doubt, try two places and compare the results (adjust the stimulus amplitude appropriately)





## Inspect the FRA transient waveforms

Voltage at both FRA terminals, and the difference

Inductor current

Control voltage (if external)









## Inspect the FRA transient waveforms

Ideally, sinusoidal pattern should be evident and symmetric

- Look for signs of non-linearity, which would indicate stimulus amplitude too large
- Note that there are discontinuities when the frequency changes these are expected



## **Current Feedback and Partial Loop Analysis**



ANALOG DEVICES

©2024 Analog Devices, Inc. All Rights Reserved



## **Example: Stepping A Parameter**

#### Easily Plot Phase And Gain Margin

leasuren	ent: Pha	seMargin 1		^
step		PhaseMargin	at	
-	1	47.0836°	46010.9	
	2	73.9102°	206029	
	3	48.0784°	234740	
leasuren	ent: Gai	nMargin_1		
step		GainMargin	at	
	1	30.7318dB	725478	
	2	11.6137dB	582070	
	3	8.96924dB	590198	
at	Eind	Ctrl+F		
	olot .step'ed		s.	
noi 🔀 g		3		






# LTpowerCAD for loop analysis

analog.com

## LTpowerCAD in the center






## Selecting external components



TpowerCAD II V2.7.1



©2024 Analog Devices, Inc. All Rights Reserved.

## Feedback Loop & Transient Designs



LTpowerCAD II V2.7.1 - Seminar\_01.ltpc

File Help



250 us

250 us

Ī. Loop Comp. & Load Transient Loss Estimate & Break Down Power Design Summary Power Stage Design --# \* For CCM Mode Only \* Estimation Based On LTpowerCAD Average Model (CCM Mode Only) Loop Gain Design Specs Load Transient Vin min : Loop Gain Feedback Control To Output Compensator Output Z 10,8 V Feedback Divider 12 V Vin nom: S 5 Desired BW 83.33 kHz 1 1 Ť Freeze Plots Vin max: 13,2 V Max, Phs. Boost 14,478 deg Sw. Freq 502 kHz Show Time Based Response Show Zout Based Response Phs. Boost Desired 10 deg Rail #1 (1V) Loop Gain Vout: 1 V Cff Sug 39 pF Rail #1 (1V) Load Transient 20 A lout: 80 dB Cff pF 25 °C Ta : Cflt Sug 43 pF 60 dB Inductor pF Cflt 150 mV 40 dB Inductor Desired PM 60 dea 0.26 uH L: 20 dB DCR: 1,7 mΩ € 100 mV Con atio °C/W θwa: 0 dB [ed] Cth Sug 560 pF Select -20 dB 8 50 mV Vout[AC Cout Cth 680 pF ž -40 dB Bulk Cap : Rth Sug 3,74 kΩ 330 µF -60 dB C (actual) : ESR : 9 mΩ -80 dB -50 mV ESL : 2 nH Rth 7,15 kΩ #: 22,00 kHz 1 pcs -100 dB Cthp Sug 470 pF -100 mV Select 10 kHz 100 kHz 100 Hz 1 kHz 1 MHz 225 us 230 us 235 us 240 us 245 us y (Hz) Cthp 220 pF Time (s) Ceramic Cap Dashed = Use Suggested Compensation 200 deg C (actual) 10 µF (Based On LTpowerCAD Model) 25,0 A ESR: 3 mΩ Freeze Plots ESL : 0,8 nH 150 deg #: 1 pcs 20,0 / 100 deg Bode Plot Select 12 V Vin 50 deg 20 A lo 15,0 A (deg) il (A) BW 158.49 kHz Feedback Network 🦉 0 deg PM 95,66 deg 10,0 A Gain @ fsw/2 -4,97 dB Ча -50 deg Gain @ -180° -25,58 dB Cf Load Step -100 deg 5,0 A 20 A Hiah 10 A Low -150 deg ΔI/Δt 100 A/µs 0,0 A ∆Vo Target & Response 22,00 kHz Comp. Network -200 deg Target Total ΔVo ± 3 COMP/ITH 100 kHz 230 us 235 us 245 us Target ∆VoRipple ± 1 100 Hz 1 kHz 10 kHz 1 MHz 225 us 240 us  $\Delta VoRipple \pm$ 6,18 % Frequency (Hz) Time (s) Allowed ΔVoStep ± -3,18 R<sub>TH</sub> ( Стня Export Clear Imported Import ΔVoStep ± 11,65 % Total ΔVo ± 11,65 %

©2024 Analog Devices, Inc. All Rights Reserved.

## **Efficiency Optimization**


ITpowerCAD II V2.7.1 - Seminar\_01.ltpc



o ×

## Designing an output filter

🚰 LTpowerCAD II V2.7.1 - LTC71515 Demo Board DC2615A.ltpc



ANALOG DEVICES

10

×

©2024 Analog Devices, Inc. All Rights Reserved.




#### 

Frequency (Hz)

Update

#### – 0 ×

Export EMI Data



#### LISN...Line Impedance Stabilization Network



# Simulating Tollerances with Monte Carlo

analog.com



## Monte Carlo Simulations: Statistical Functions


LTspice provides several statistical functions


flat(x)	Random number between –x and x with uniform distribution
gauss(x)	Random number from Gaussian distribution with sigma of x.
mc(x,y)	A random number between x*(1+y) and x*(1-y) with uniform distribution.
rand(x)	Random number between 0 and 1 depending on the integer value of x.
random(x)	Similar to rand(), but smoothly transitions between values.


Most popular for Monte Carlo simulations:

- mc(x,y) for device parameters with target values not equal to zero
  - R, C, V, ...
- flat(x) for parameters which are ideally 0
  - offset

#### ✿ 👌 🔂 💾 🚔 🏟 ▷ 🔳 🔟 🚍 🗟 Q Q Q 🕑 🎯 🏷 🕹 🔇 ‡ 🖇 3 💠 💆 📫 t 🛨 😋 🖓 🖓 🐼 🦘 🥔 Q









#### ✿ 👌 📅 💾 🚔 🍄 ▷ 🔳 🔟 🚍 🔁 Q, Q, Q, 🕑 🌋 🐍 🕹 🗇 🛊 🗦 3 💠 🍱 🐮 t t O 🛹 🖓 🖓 🖄 🆘 🥔 Q,






#### ✿ 👌 🔂 💾 🚔 � Þ 🔲 🔟 🚍 🖶 Q, Q, 🕑 🥸 ጊ, 수 🛛 🛊 🗦 3 孝 💆 📫 t t O 🖓 🖓 🖓 🖄 🆘 🥔 Q



#### 




#### ✿ 👌 🗁 🚔 ♥ ▷ ■ 🔟 🚍 🗟 Q Q Q 🐼 🏖 ጊ 수 🎯 💈 ≑ 3 💠 🖄 🐮 t 🛨 🛇 🖓 🖓 🖓 🕪 � 🏓 Q

#### LT8648S 🕂 LT8648S 🔛 LT8648S V(out) 5.10V-5.07V 5.04V 5.01V 4.98V-4.95V-4.92V-4.89V 4.86V-4.83V 4.80V-80.5µs 80.9µs 81.0µs 81.1µs 81.3µs 81.5µs 81.8µs 80.6µs 80.7µs 80.8µs 81.2µs 81.4µs 81.6µs 81.7µs 🕻 LT8648S - - X .param rtol 0.01 .step param x 1 15 1 \_\_\_\_\_С6 \_\_\_\_\_1µ Vin IntVcc EN/UV Bias U1 BST 17 0.1µ OUT SW {mc(100k, rtol)} LT86485 C2 47µ X2 \_\_\_\_\_C5 \_\_\_\_\_10p Rload 333m Sync/Mode FF CLKout Ve R3 {mc(13.7k, rtol)} GND < <br/> <b Ŷ C3 330p .tran 0.1m startup


Right-Click to manually enter Horizontal Axis Limits


#### ✿ 👌 🗁 💾 🚔 ♥ 🖿 🛄 🚍 🗣 Q, Q, Q2 22 🕄 🦆 🗇 🛊 👙 22 🔤 t t t O 🖓 🖓 🖓 🕅 � 🏓 Q.







#### ✿ δ) 🗁 💾 🚔 ✿ ▷ 🔲 🔟 🚍 🖶 Q, Q, Q, 🔛 🎯 ጊ, 수 ③ \$ ≑ 3 후 💆 🛤 t t O 🗸 २ २ 🖓 🖓 🖗 🔍 🤷











#### 호 👌 🗁 💾 🚔 🕨 🔲 🔟 🚍 🔁 🗨 🔍 🥸 🎯 🏷 🗇 💈 ÷ 3 ÷ ž 🔤 t ± 🛛 🖓 🖓 🐼 🕪 � 🏓 🍳





## Setting LTspice to use real random numbers



ANALOG

Reason for fixed 'random' pattern: While developing a simulation, it is very useful when repeated runs of the simulation behave the same. This way you can compare them and observe the differences resulting from changes YOU made to the schematic or to other parameters.



# Simulating behavior of a power switch

analog.com

Analog Devices Confidential Information. ©2019 Analog Devices, Inc. All rights reserved.




## **Voltage Source Current Limited**

Usecase: Simulating output Stages to drive capacitive loads like MOSFETS, IGBTs, SIC

C1=Load

For proper adjustment to a real Gate-Drive you may add a serial resistance to V1.



Voltage Source with Current Limit Bidirectional




## Voltage Limiting Bidirectional I-Source

Use case: Driving power transistors (MOSFETS, SIC, IGBT) with large capacitive Gate.

D1, D2 are ideal Diodes C2 is used to prevent high voltage spikes on Vn C1 = Load


For proper adjustment to a real Gate-Drive you may add a serial resistance to V1.

#### **Voltage Limiting Current Source**





## **Test Circuit to find minimum Drive-Current**



#### Goal:


We like to determine beyond which drive current there is no further reduction in the power-loss of the MOSFET

#### Steps to prepare:

- Stepping the drive-current (Ilim)
- 2. Measure Power-Loss
- 3. Plot stepped meas. data
  - 1. Ctrl-L(log-file)
  - 2. Right click: Plot stepped measurement data



## **Powerdissipation at different Drive Current**



Conclusion: Beyond 1A peak drive current, there is no further reduction in Power-loss of the MOSFET.

## AHEAD OF WHAT'S POSSIBLE

analog.com



©2024 Analog Devices, Inc. All Rights Reserved.